![PDF) CMOS neurostimulation ASIC with 100 channels, scalable output, and bidirectional radio-frequency telemetry PDF) CMOS neurostimulation ASIC with 100 channels, scalable output, and bidirectional radio-frequency telemetry](https://i1.rgstatic.net/publication/12037062_CMOS_neurostimulation_ASIC_with_100_channels_scalable_output_and_bidirectional_radio-frequency_telemetry/links/0f3175348db06745b4000000/largepreview.png)
PDF) CMOS neurostimulation ASIC with 100 channels, scalable output, and bidirectional radio-frequency telemetry
![JLPEA | Free Full-Text | Analog Architecture Complexity Theory Empowering Ultra-Low Power Configurable Analog and Mixed Mode SoC Systems JLPEA | Free Full-Text | Analog Architecture Complexity Theory Empowering Ultra-Low Power Configurable Analog and Mixed Mode SoC Systems](https://www.mdpi.com/jlpea/jlpea-09-00004/article_deploy/html/images/jlpea-09-00004-g001-550.jpg)
JLPEA | Free Full-Text | Analog Architecture Complexity Theory Empowering Ultra-Low Power Configurable Analog and Mixed Mode SoC Systems
![The micrograph of the designed ASIC (left) and the same chip after CMUT... | Download Scientific Diagram The micrograph of the designed ASIC (left) and the same chip after CMUT... | Download Scientific Diagram](https://www.researchgate.net/profile/F-Degertekin/publication/224254692/figure/fig4/AS:302708646006795@1449182773404/figure-fig4_Q320.jpg)
The micrograph of the designed ASIC (left) and the same chip after CMUT... | Download Scientific Diagram
![JLPEA | Free Full-Text | Robust and Energy-Efficient Ultra-Low-Voltage Circuit Design under Timing Constraints in 65/45 nm CMOS JLPEA | Free Full-Text | Robust and Energy-Efficient Ultra-Low-Voltage Circuit Design under Timing Constraints in 65/45 nm CMOS](https://pub.mdpi-res.com/jlpea/jlpea-01-00001/article_deploy/html/images/jlpea-01-00001f1.png?1408019219)
JLPEA | Free Full-Text | Robust and Energy-Efficient Ultra-Low-Voltage Circuit Design under Timing Constraints in 65/45 nm CMOS
![Micrographs of receiver ASICs including DSP and four 6-bit ADCs all in... | Download Scientific Diagram Micrographs of receiver ASICs including DSP and four 6-bit ADCs all in... | Download Scientific Diagram](https://www.researchgate.net/publication/263767932/figure/fig30/AS:296448143970304@1447690153065/Micrographs-of-receiver-ASICs-including-DSP-and-four-6-bit-ADCs-all-in-CMOS-technology.png)
Micrographs of receiver ASICs including DSP and four 6-bit ADCs all in... | Download Scientific Diagram
![Photonics | Free Full-Text | A Comprehensive Survey of Readout Strategies for SiPMs Used in Nuclear Imaging Systems Photonics | Free Full-Text | A Comprehensive Survey of Readout Strategies for SiPMs Used in Nuclear Imaging Systems](https://pub.mdpi-res.com/photonics/photonics-08-00266/article_deploy/html/images/photonics-08-00266-g014.png?1625817626)
Photonics | Free Full-Text | A Comprehensive Survey of Readout Strategies for SiPMs Used in Nuclear Imaging Systems
![Sensors | Free Full-Text | High Gain, Low Noise and Power Transimpedance Amplifier Based on Second Generation Voltage Conveyor in 65 nm CMOS Technology Sensors | Free Full-Text | High Gain, Low Noise and Power Transimpedance Amplifier Based on Second Generation Voltage Conveyor in 65 nm CMOS Technology](https://pub.mdpi-res.com/sensors/sensors-22-05997/article_deploy/html/images/sensors-22-05997-g001.png?1660211733)